[PATCH] D80131: [x86] favor vector constant load to avoid GPR to XMM transfer, part 2
Sanjay Patel via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue May 19 10:55:44 PDT 2020
spatel updated this revision to Diff 264959.
spatel added a comment.
Patch updated:
This is rebased on top of D80223 <https://reviews.llvm.org/D80223>, so we can see incremental diffs like enabling more load folding.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D80131/new/
https://reviews.llvm.org/D80131
Files:
llvm/lib/Target/X86/X86ISelLowering.cpp
llvm/test/CodeGen/X86/avx-load-store.ll
llvm/test/CodeGen/X86/avx2-arith.ll
llvm/test/CodeGen/X86/combine-udiv.ll
llvm/test/CodeGen/X86/fcmp-constant.ll
llvm/test/CodeGen/X86/insert-into-constant-vector.ll
llvm/test/CodeGen/X86/packss.ll
llvm/test/CodeGen/X86/pshufb-mask-comments.ll
llvm/test/CodeGen/X86/ret-mmx.ll
llvm/test/CodeGen/X86/sad.ll
llvm/test/CodeGen/X86/shuffle-combine-crash-3.ll
llvm/test/CodeGen/X86/srem-seteq-vec-nonsplat.ll
llvm/test/CodeGen/X86/vec_set-A.ll
llvm/test/CodeGen/X86/vec_shift2.ll
llvm/test/CodeGen/X86/vector-lzcnt-128.ll
llvm/test/CodeGen/X86/vector-shuffle-256-v16.ll
llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll
llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll
llvm/test/CodeGen/X86/vector-shuffle-512-v32.ll
llvm/test/CodeGen/X86/vector-shuffle-512-v64.ll
llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll
llvm/test/CodeGen/X86/vector-shuffle-combining-avx512f.ll
llvm/test/CodeGen/X86/vector-shuffle-combining-xop.ll
llvm/test/CodeGen/X86/vector-shuffle-v1.ll
llvm/test/CodeGen/X86/vector-tzcnt-128.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D80131.264959.patch
Type: text/x-patch
Size: 36090 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200519/d8cdf4c2/attachment-0001.bin>
More information about the llvm-commits
mailing list