[llvm] 45c7b3f - [LegalizeVectorTypes] Remove non-constnat INSERT_SUBVECTOR handling. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Fri May 15 23:59:24 PDT 2020
Author: Craig Topper
Date: 2020-05-15T23:56:13-07:00
New Revision: 45c7b3fd9109d7ab13964b1edd4fc1d34db9394f
URL: https://github.com/llvm/llvm-project/commit/45c7b3fd9109d7ab13964b1edd4fc1d34db9394f
DIFF: https://github.com/llvm/llvm-project/commit/45c7b3fd9109d7ab13964b1edd4fc1d34db9394f.diff
LOG: [LegalizeVectorTypes] Remove non-constnat INSERT_SUBVECTOR handling. NFC
Now that D79814 has landed, we can assume that subvector ops use constant, in-range indices.
Added:
Modified:
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
Removed:
################################################################################
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
index a2f5632fb6ec..00601bcba452 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
@@ -1143,16 +1143,14 @@ void DAGTypeLegalizer::SplitVecRes_INSERT_SUBVECTOR(SDNode *N, SDValue &Lo,
// boundary between the halves, we can avoid spilling the vector, and insert
// into the lower half of the split vector directly.
// TODO: The IdxVal == 0 constraint is artificial, we could do this whenever
- // the index is constant and there is no boundary crossing. But those cases
- // don't seem to get hit in practice.
- if (ConstantSDNode *ConstIdx = dyn_cast<ConstantSDNode>(Idx)) {
- unsigned IdxVal = ConstIdx->getZExtValue();
- if ((IdxVal == 0) && (IdxVal + SubElems <= VecElems / 2)) {
- EVT LoVT, HiVT;
- std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(N->getValueType(0));
- Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx);
- return;
- }
+ // there is no boundary crossing. But those cases don't seem to get hit in
+ // practice.
+ unsigned IdxVal = cast<ConstantSDNode>(Idx)->getZExtValue();
+ if ((IdxVal == 0) && (IdxVal + SubElems <= VecElems / 2)) {
+ EVT LoVT, HiVT;
+ std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(N->getValueType(0));
+ Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx);
+ return;
}
// Spill the vector to the stack.
More information about the llvm-commits
mailing list