[PATCH] D78545: [RISCV] Make CanLowerReturn protected for downstream maintenance
Jim Lin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed May 6 22:42:20 PDT 2020
Jim updated this revision to Diff 262552.
Jim added a comment.
Add comment.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D78545/new/
https://reviews.llvm.org/D78545
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.h
Index: llvm/lib/Target/RISCV/RISCVISelLowering.h
===================================================================
--- llvm/lib/Target/RISCV/RISCVISelLowering.h
+++ llvm/lib/Target/RISCV/RISCVISelLowering.h
@@ -161,6 +161,13 @@
Register getRegisterByName(const char *RegName, LLT VT,
const MachineFunction &MF) const override;
+protected:
+ // This method is protected for customizing and reusing by inherited class.
+ bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &MF,
+ bool IsVarArg,
+ const SmallVectorImpl<ISD::OutputArg> &Outs,
+ LLVMContext &Context) const override;
+
private:
void analyzeInputArgs(MachineFunction &MF, CCState &CCInfo,
const SmallVectorImpl<ISD::InputArg> &Ins,
@@ -174,10 +181,6 @@
const SmallVectorImpl<ISD::InputArg> &Ins,
const SDLoc &DL, SelectionDAG &DAG,
SmallVectorImpl<SDValue> &InVals) const override;
- bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &MF,
- bool IsVarArg,
- const SmallVectorImpl<ISD::OutputArg> &Outs,
- LLVMContext &Context) const override;
SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg,
const SmallVectorImpl<ISD::OutputArg> &Outs,
const SmallVectorImpl<SDValue> &OutVals, const SDLoc &DL,
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D78545.262552.patch
Type: text/x-patch
Size: 1546 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200507/fadd9f28/attachment.bin>
More information about the llvm-commits
mailing list