[PATCH] D78583: [RISCV] Add instruction definition for dret

Ana Pazos via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Apr 24 12:26:41 PDT 2020

Previous message: [PATCH] D78583: [RISCV] Add instruction definition for dret
Next message: [PATCH] D78583: [RISCV] Add instruction definition for dret
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

apazos added a comment.

LGTM thanks for addressing Alex's comments.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D78583/new/

https://reviews.llvm.org/D78583

Previous message: [PATCH] D78583: [RISCV] Add instruction definition for dret
Next message: [PATCH] D78583: [RISCV] Add instruction definition for dret
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list