[PATCH] D78348: [AMDGPU] Add missing AReg classes

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 21 16:17:48 PDT 2020


rampitec accepted this revision.
rampitec added inline comments.
This revision is now accepted and ready to land.


================
Comment at: llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp:422
+      MRI.getRegClass(AMDGPU::AReg_64RegClassID).contains(Reg) ||
+      MRI.getRegClass(AMDGPU::AReg_96RegClassID).contains(Reg) ||
+      MRI.getRegClass(AMDGPU::AReg_128RegClassID).contains(Reg) ||
----------------
rampitec wrote:
> Ugh. This should not be here. It never can be SrcA or SrcB.
Ugh again. I did some testing and it turns to be right. Please disregard.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D78348/new/

https://reviews.llvm.org/D78348





More information about the llvm-commits mailing list