[PATCH] D78416: [docs][NFC] Mention FastISel as a default instruction selector for X86 target
Shivam Gupta via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 17 22:20:15 PDT 2020
xgupta created this revision.
xgupta added reviewers: rnk, gribozavr.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
Mention Instruction Selectors in LLVM and default instruction selector for X86 target at -O0.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D78416
Files:
llvm/docs/CodeGenerator.rst
Index: llvm/docs/CodeGenerator.rst
===================================================================
--- llvm/docs/CodeGenerator.rst
+++ llvm/docs/CodeGenerator.rst
@@ -719,9 +719,11 @@
---------------------
Instruction Selection is the process of translating LLVM code presented to the
-code generator into target-specific machine instructions. There are several
-well-known ways to do this in the literature. LLVM uses a SelectionDAG based
-instruction selector.
+code generator into target-specific machine instructions. There are several
+well-known ways to do this in the literature. LLVM have three types of
+instruction selector. 1. SelectionDAG 2. FastIsel 3. GlobalIsel
+FastIsel is the default instruction selector for X86 target. GlobalIsel is
+intended to be a replacement of SelectionDAG and FastIsel.
Portions of the DAG instruction selector are generated from the target
description (``*.td``) files. Our goal is for the entire instruction selector
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D78416.258477.patch
Type: text/x-patch
Size: 984 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200418/643920a8/attachment.bin>
More information about the llvm-commits
mailing list