[llvm] 561cb14 - [LLVM] Remove wrong DBG_VALUE instruction with one operand in AArch64 test case

[Daniel Sanders via llvm-commits]

Author: Jaydeep Chauhan
Date: 2020-04-16T11:58:07-07:00
New Revision: 561cb14e743f98da2d505c74515e2e11b3829366

URL: https://github.com/llvm/llvm-project/commit/561cb14e743f98da2d505c74515e2e11b3829366
DIFF: https://github.com/llvm/llvm-project/commit/561cb14e743f98da2d505c74515e2e11b3829366.diff

LOG: [LLVM] Remove wrong DBG_VALUE instruction with one operand in AArch64  test case

Summary:
AArch64 test case llvm/test/CodeGen/AArch64/branch-target-enforcement.mir is checking for invalid  DBG_VALUE instruction with one operand(`DBG_VALUE $lr`). And this DBG_VALUE instruction is echoed from test case it self only.

Correct format of DBG_VALUE is given in below link:
https://llvm.org/docs/SourceLevelDebugging.html#variable-locations-in-instruction-selection-and-mir

Reviewers: dsanders, eli.friedman, jmorse, vsk

Reviewed By: dsanders

Subscribers: kristof.beyls, danielkiss, hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D78309

Added: 
    

Modified: 
    llvm/test/CodeGen/AArch64/branch-target-enforcement.mir

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/AArch64/branch-target-enforcement.mir b/llvm/test/CodeGen/AArch64/branch-target-enforcement.mir
index 99da912207d5..8c00caa8e81a 100644
--- a/llvm/test/CodeGen/AArch64/branch-target-enforcement.mir
+++ b/llvm/test/CodeGen/AArch64/branch-target-enforcement.mir
@@ -340,11 +340,9 @@ body:             |
 
     ; CHECK-LABEL: name: debug_ptr_auth
     ; CHECK-NOT: HINT
-    ; CHECK: DBG_VALUE
     ; CHECK: frame-setup PACIASP
     ; CHECK-NOT: HINT
     ; CHECK: RETAA
-    DBG_VALUE $lr
     frame-setup PACIASP implicit-def $lr, implicit killed $lr, implicit $sp
     frame-setup CFI_INSTRUCTION negate_ra_sign_state
     early-clobber $sp = frame-setup STRXpre killed $lr, $sp, -16 :: (store 8 into %stack.0)