[PATCH] D67348: [RISCV] Add codegen pattern matching for bit manipulation assembly instructions.

Paolo Savini via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 15 11:30:33 PDT 2020


PaoloS marked 3 inline comments as done.
PaoloS added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/rv32Zbb.ll:1
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
----------------
PaoloS wrote:
> lewis-revill wrote:
> > This comment is not the case for these files anymore right?
> Well, I used the tool for the tests, and I see that many other tests left that message. If it doesn't do any harm...
Correction, I edited the tests after generating them, so yes you were right. Thank you!


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67348/new/

https://reviews.llvm.org/D67348





More information about the llvm-commits mailing list