[PATCH] D77251: [llvm][CodeGen] Addressing modes for SVE ldN/stN.

[Francesco Petrogalli via Phabricator via llvm-commits]

fpetrogalli created this revision.
fpetrogalli added reviewers: c-rhodes, efriedma.
Herald added subscribers: llvm-commits, hiraditya, tschuett.
Herald added a project: LLVM.
fpetrogalli added a parent revision: D75751: [AArch64][SVE] Implement structured load intrinsics.

Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D77251

Files:
  llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-intrinsics-ldN-reg+imm-addr-mode.ll
  llvm/test/CodeGen/AArch64/sve-intrinsics-ldN-reg+reg-addr-mode.ll
  llvm/test/CodeGen/AArch64/sve-intrinsics-stN-reg-imm-addr-mode.ll
  llvm/test/CodeGen/AArch64/sve-intrinsics-stN-reg-reg-addr-mode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D77251.254332.patch
Type: text/x-patch
Size: 98791 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200401/441ed671/attachment.bin>