[PATCH] D76042: [PowerPC] Add the Uses of implicit register for the BCLRn instruction

[Zhang Kang via Phabricator via llvm-commits]

ZhangKang updated this revision to Diff 251823.
ZhangKang added a comment.

Update the patch to remove the redundant implicit operands in ppc-early-ret pass.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D76042/new/

https://reviews.llvm.org/D76042

Files:
  llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/test/CodeGen/PowerPC/early-ret.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76042.251823.patch
Type: text/x-patch
Size: 4992 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200321/145362c7/attachment.bin>