[PATCH] D76356: [AMDGPU] Introduce more scratch registers in the ABI.
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Mar 20 11:23:22 PDT 2020
arsenm added inline comments.
================
Comment at: llvm/docs/AMDGPUUsage.rst:8710
+ * All SGPR registers except the clobbered registers of SGPR4-31.
+ * VGPR36-39
+ VGPR44-47
----------------
t-tye wrote:
> arsenm wrote:
> > A description of why it's split this way may be helpful
> Is the striping being picked at 4 VGPRs to match the hardware VGPR allocation granularity (4 for <=GFX9 and 8 for >=GFX10)? How does this stripping impact register file fragmentation? What is the impact of objects being promoted to registers that are larger than 4 VGPRs?
These aren't used for argument passing, so there's no concept of objects to consider
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76356/new/
https://reviews.llvm.org/D76356
More information about the llvm-commits
mailing list