[PATCH] D76401: [PowerPC][AIX] ByVal formal argument support: single register.
Sean Fertile via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 18 18:28:42 PDT 2020
sfertile created this revision.
sfertile added reviewers: cebowleratibm, ZarkoCA, jasonliu.
sfertile added a project: PowerPC.
Herald added subscribers: shchenz, kbarton, hiraditya, nemanjai.
Herald added a project: LLVM.
sfertile added inline comments.
Herald added a subscriber: wuzish.
================
Comment at: llvm/test/CodeGen/PowerPC/aix-cc-byval.ll:37
-; ASM32PWR4: stwu 1, -64(1)
-; ASM32PWR4-NEXT: lwz [[REG:[0-9]+]], LC{{[0-9]+}}(2)
----------------
If no one has any objections I'll land the check prefix changes in this test and the 64-bit equivalent test as a separate NFC patch.
Adds support for passing ByVal formal arguments as long as they fit in a single register.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D76401
Files:
llvm/lib/Target/PowerPC/PPCISelLowering.cpp
llvm/test/CodeGen/PowerPC/aix-cc-byval.ll
llvm/test/CodeGen/PowerPC/aix64-cc-byval.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D76401.251240.patch
Type: text/x-patch
Size: 32777 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200319/f2f68f64/attachment.bin>
More information about the llvm-commits
mailing list