[PATCH] D75857: [AMDGPU] Fix using physical registers in vector instructions

Sebastian Neubauer via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 13 09:06:48 PDT 2020

Previous message: [PATCH] D75857: [AMDGPU] Fix using physical registers in vector instructions
Next message: [PATCH] D75859: [CodeGenPrepare] Fold br(freeze(icmp x, const)) to br(icmp(freeze x, const))
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Flakebi abandoned this revision.
Flakebi added a comment.

Thanks Matt, I’ll use CopyFromReg.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75857/new/

https://reviews.llvm.org/D75857

Previous message: [PATCH] D75857: [AMDGPU] Fix using physical registers in vector instructions
Next message: [PATCH] D75859: [CodeGenPrepare] Fold br(freeze(icmp x, const)) to br(icmp(freeze x, const))
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list