[PATCH] D76042: [PowerPC] Add the Uses of implicit register for the BCLRn instruction
ChenZheng via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Mar 13 02:58:48 PDT 2020
shchenz added inline comments.
================
Comment at: llvm/test/CodeGen/PowerPC/early-ret.mir:35
; CHECK: renamable $cr0 = FCMPUS killed renamable $f3, killed renamable $f4
- ; CHECK: BCLRn $cr0eq, implicit $lr, implicit $rm, implicit killed $v2
+ ; CHECK: BCLRn $cr0eq, implicit $lr, implicit $rm, implicit $lr, implicit $rm, implicit killed $v2
; CHECK: bb.1.entry:
----------------
The test change is a little confusing for me. Before your code changes, there should be no use of `lr` and `rm`. But as you can see, there is.
After your change, there are two uses of `lr` and `rm`?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D76042/new/
https://reviews.llvm.org/D76042
More information about the llvm-commits
mailing list