[PATCH] D75947: [AArch64][SVE] Implement structured store intrinsics

[Cullen Rhodes via Phabricator via llvm-commits]

c-rhodes created this revision.
c-rhodes added reviewers: sdesmalen, efriedma, renatoriolino.
Herald added subscribers: danielkiss, psnobl, rkruppe, hiraditya, kristof.beyls, tschuett.
Herald added a reviewer: rengolin.
Herald added a project: LLVM.

This patch adds initial support for the following intrinsics:

- llvm.aarch64.sve.st2
- llvm.aarch64.sve.st3
- llvm.aarch64.sve.st4

For storing two, three and four vectors worth of data. Basic codegen for
reg+immediate forms are implemented. Reg+reg addressing modes will be
addressed in a later patch.

These intrinsics are intended for use in the Arm C Language Extension
(ACLE).


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D75947

Files:
  llvm/include/llvm/IR/IntrinsicsAArch64.td
  llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  llvm/test/CodeGen/AArch64/sve-intrinsics-stores.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D75947.249442.patch
Type: text/x-patch
Size: 31634 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200310/553a3c87/attachment.bin>