[PATCH] D75624: [DAG] Combine fshl/fshr(load1,load0,c) if we have consecutive loads

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 4 10:05:50 PST 2020


RKSimon created this revision.
RKSimon added reviewers: spatel, efriedma, craig.topper, nikic, lebedev.ri.
Herald added a subscriber: hiraditya.
Herald added a project: LLVM.

As noted on D75114 <https://reviews.llvm.org/D75114>, if both arguments of a funnel shift are consecutive loads we are missing the opportunity to combine them into a single load.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D75624

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/X86/fshl.ll
  llvm/test/CodeGen/X86/fshr.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D75624.248224.patch
Type: text/x-patch
Size: 10224 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200304/f697ec92/attachment.bin>


More information about the llvm-commits mailing list