[PATCH] D75504: [AMDGPU] moving vcc branch optimization into peephole
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 3 11:57:43 PST 2020
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp:1017
addPass(&SIRemoveShortExecBranchesID);
+ addPass(&PeepholeOptimizerID);
addPass(&SIInsertSkipsPassID);
----------------
Should not need an extra run of this
================
Comment at: llvm/lib/Target/AMDGPU/SIInstrInfo.cpp:2182
+
+ unsigned SReg = AMDGPU::NoRegister;
+ if (Op2.isReg()) {
----------------
Register, and initialization isn't needed
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D75504/new/
https://reviews.llvm.org/D75504
More information about the llvm-commits
mailing list