[PATCH] D75079: Update LSR's logic that identifies a post-increment SCEV value.

[Sumanth Gundapaneni via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG9897daa6bfcc: Update LSR's logic that identifies a post-increment SCEV value. (authored by sgundapa).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75079/new/

https://reviews.llvm.org/D75079

Files:
  llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp
  llvm/test/CodeGen/Hexagon/addrmode-align.ll
  llvm/test/CodeGen/Hexagon/lsr-postinc-nested-loop.ll
  llvm/test/CodeGen/Thumb2/LowOverheadLoops/mve-float-loops.ll
  llvm/test/CodeGen/Thumb2/LowOverheadLoops/mve-tail-data-types.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D75079.247731.patch
Type: text/x-patch
Size: 16650 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200302/846a9192/attachment.bin>