[PATCH] D75445: [ARM,MVE] Add the `vshlcq` intrinsics.

Simon Tatham via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 2 03:54:07 PST 2020


simon_tatham created this revision.
simon_tatham added reviewers: MarkMurrayARM, dmgreen, miyuki, ostannard.
Herald added subscribers: llvm-commits, cfe-commits, hiraditya, kristof.beyls.
Herald added projects: clang, LLVM.

The VSHLC instruction performs a left shift of a whole vector register
by an immediate shift count up to 32, shifting in new bits at the low
end from a GPR and delivering the shifted-out bits from the high end
back into the same GPR.

Since the instruction produces two outputs (the shifted vector
register and the output GPR of shifted-out bits), it has to be
instruction-selected in C++ rather than Tablegen.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D75445

Files:
  clang/include/clang/Basic/arm_mve.td
  clang/test/CodeGen/arm-mve-intrinsics/vshlc.c
  llvm/include/llvm/IR/IntrinsicsARM.td
  llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
  llvm/test/CodeGen/Thumb2/mve-intrinsics/vshlc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D75445.247590.patch
Type: text/x-patch
Size: 23548 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200302/16b6e799/attachment-0001.bin>


More information about the llvm-commits mailing list