[PATCH] D74128: AMDGPU/GlobalISel: Fully handle 0 dmask case during legalize

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 6 07:03:56 PST 2020


arsenm created this revision.
arsenm added reviewers: nhaehnle, kerbowa, rtaylor, sebastian-ne.
Herald added subscribers: Petar.Avramovic, hiraditya, t-tye, tpr, dstuttard, rovka, yaxunl, wdng, jvesely, kzhuravl.
Herald added a project: LLVM.
arsenm added a parent revision: D73666: AMDGPU/GlobalISel: Adjust image load register type based on dmask.

For normal loads, fully eliminate the load. For the TFE case, adjust
the dmask value in the instruction so the selector doesn't need to
handle it. For the TFE special case, I guess it would be possible to
replace the loaded data register with undef, but as-is this will start
treating it as a well defined value.


https://reviews.llvm.org/D74128

Files:
  llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image.dim.a16.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image.load.2d.d16.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image.load.2d.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74128.242896.patch
Type: text/x-patch
Size: 37279 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200206/7af03c0a/attachment.bin>


More information about the llvm-commits mailing list