[PATCH] D73407: [mlir] Update various operations to declaratively specify their assembly format.

[River Riddle via Phabricator via llvm-commits]

rriddle updated this revision to Diff 240724.
rriddle added a comment.

Rebase


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D73407/new/

https://reviews.llvm.org/D73407

Files:
  mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td
  mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td
  mlir/include/mlir/Dialect/StandardOps/Ops.td
  mlir/include/mlir/Dialect/VectorOps/VectorOps.td
  mlir/include/mlir/IR/OpBase.td
  mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp
  mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp
  mlir/lib/Dialect/StandardOps/Ops.cpp
  mlir/lib/Dialect/VectorOps/VectorOps.cpp
  mlir/test/Dialect/LLVMIR/invalid.mlir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D73407.240724.patch
Type: text/x-patch
Size: 25217 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200128/08fc3dcb/attachment.bin>