[PATCH] D73370: [MVE] Fixup order of gather writeback intrinsic outputs.

[Dave Green via Phabricator via llvm-commits]

dmgreen created this revision.
dmgreen added reviewers: simon_tatham, ostannard, SjoerdMeijer.
Herald added a subscriber: hiraditya.
Herald added a project: LLVM.

The MVE_VLDRWU32_qi_pre, like the other _pre/_post mve loads returns the writeback as result 0, the value as result 1. The llvm ir intrinsic seems to have this the other way around though, and so when lowering from one to the other we need to switch the first two outputs.

I've also fixed up the types of _pre/_post on normal MVE loads. There we were already getting the values the right way around, just not for the types. I don't believe this was causing anything to go wrong, it was just very confusing to read in the debug output.


https://reviews.llvm.org/D73370

Files:
  llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp
  llvm/test/CodeGen/Thumb2/mve-intrinsics/scatter-gather.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D73370.240228.patch
Type: text/x-patch
Size: 5692 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200124/062407ac/attachment.bin>