[PATCH] D73179: [IR] masked gather/scatter alignment should be set

[Guillaume Chatelet via Phabricator via llvm-commits]

gchatelet created this revision.
Herald added subscribers: llvm-commits, hiraditya.
Herald added a project: LLVM.

masked_load and masked_store instructions require the alignment to be specified and a power of two. It seems to me that this requirement applies to masked_gather and masked_scatter as well.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D73179

Files:
  llvm/docs/LangRef.rst
  llvm/lib/IR/Verifier.cpp
  llvm/test/Assembler/auto_upgrade_intrinsics.ll
  llvm/test/CodeGen/X86/avx2-masked-gather.ll
  llvm/test/Transforms/InstCombine/masked_intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D73179.239553.patch
Type: text/x-patch
Size: 9455 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200122/133082f0/attachment.bin>