[PATCH] D72961: [AArch64] Don't generate gpr CSEL instructions in early-ifcvt if regclasses aren't compatible.
    Amara Emerson via Phabricator via llvm-commits 
    llvm-commits at lists.llvm.org
       
    Tue Jan 21 16:58:39 PST 2020
    
    
  
This revision was automatically updated to reflect the committed changes.
Closed by commit rG67a87753225e: [AArch64] Don't generate gpr CSEL instructions in early-ifcvt if regclasses… (authored by aemerson).
Changed prior to commit:
  https://reviews.llvm.org/D72961?vs=239350&id=239461#toc
Repository:
  rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D72961/new/
https://reviews.llvm.org/D72961
Files:
  llvm/include/llvm/CodeGen/TargetInstrInfo.h
  llvm/lib/CodeGen/EarlyIfConversion.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.h
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.h
  llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  llvm/lib/Target/PowerPC/PPCInstrInfo.h
  llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
  llvm/lib/Target/SystemZ/SystemZInstrInfo.h
  llvm/lib/Target/X86/X86InstrInfo.cpp
  llvm/lib/Target/X86/X86InstrInfo.h
  llvm/test/CodeGen/AArch64/early-ifcvt-regclass-mismatch.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72961.239461.patch
Type: text/x-patch
Size: 16923 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200122/5c636376/attachment.bin>
    
    
More information about the llvm-commits
mailing list