[PATCH] D72961: [AArch64] Don't generate gpr CSEL instructions in early-ifcvt if regclasses aren't compatible.

[Amara Emerson via Phabricator via llvm-commits]

aemerson updated this revision to Diff 239350.
aemerson retitled this revision from "In early-ifconversion check that the operands of a PHI share a common regclass with the destination regclass." to "[AArch64] Don't generate gpr CSEL instructions in early-ifcvt if regclasses aren't compatible.".
aemerson added a comment.
Herald added subscribers: kerbowa, jsji, kbarton, nhaehnle, jvesely, nemanjai, arsenm.

Sure, that looks like a good place to put the check.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D72961/new/

https://reviews.llvm.org/D72961

Files:
  llvm/include/llvm/CodeGen/TargetInstrInfo.h
  llvm/lib/CodeGen/EarlyIfConversion.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.h
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.h
  llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
  llvm/lib/Target/PowerPC/PPCInstrInfo.h
  llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp
  llvm/lib/Target/SystemZ/SystemZInstrInfo.h
  llvm/lib/Target/X86/X86InstrInfo.cpp
  llvm/lib/Target/X86/X86InstrInfo.h
  llvm/test/CodeGen/AArch64/early-ifcvt-regclass-mismatch.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72961.239350.patch
Type: text/x-patch
Size: 16923 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200121/9bc7124c/attachment-0001.bin>