[PATCH] D65966: AMDGPU/SILoadStoreOptimizer: Improve merging of out of order offsets

Tom Stellard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 15 15:57:24 PST 2020


tstellar updated this revision to Diff 238383.
tstellar marked 3 inline comments as done.
tstellar added a comment.
Herald added a subscriber: kerbowa.

+ Remove InstsToMove from CombineInfo struct
+ Address other review comments.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D65966/new/

https://reviews.llvm.org/D65966

Files:
  llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  llvm/test/CodeGen/AMDGPU/ds_read2_offset_order.ll
  llvm/test/CodeGen/AMDGPU/merge-load-store.mir
  llvm/test/CodeGen/AMDGPU/merge-tbuffer.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D65966.238383.patch
Type: text/x-patch
Size: 44570 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200115/a58da025/attachment.bin>


More information about the llvm-commits mailing list