[PATCH] D72348: AMDGPU: Apply i16 add->sub pattern with zext to i32

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: rampitec, kerbowa.
Herald added subscribers: hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, jvesely, kzhuravl.
Herald added a project: LLVM.

This was only applying the deeper nested zext pattern, and missing the
special case code size fold.


https://reviews.llvm.org/D72348

Files:
  llvm/lib/Target/AMDGPU/VOP2Instructions.td
  llvm/test/CodeGen/AMDGPU/shrink-add-sub-constant.ll
  llvm/test/CodeGen/AMDGPU/sub.v2i16.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72348.236627.patch
Type: text/x-patch
Size: 4909 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200107/fd1dec0a/attachment.bin>