[PATCH] D71614: [AArch64][SVE] Replace integer immediate intrinsics with splat vector variant
Eli Friedman via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 17 12:59:21 PST 2019
efriedma added inline comments.
================
Comment at: llvm/include/llvm/IR/IntrinsicsAArch64.td:1120
def int_aarch64_sve_subr : AdvSIMD_Pred2VectorArg_Intrinsic;
-
-def int_aarch64_sve_add_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_sub_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_subr_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_sqadd_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_uqadd_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_sqsub_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
-def int_aarch64_sve_uqsub_imm : AdvSIMD_1VectorArg_Imm_Intrinsic;
+def int_aarch64_sve_subr_base : AdvSIMD_2VectorArg_Intrinsic;
----------------
Why do we need to treat subr specially here? It's just a plain subtraction; the only interesting bit is that the immediate is in the first operand of the IR "sub" instruction, instead of the second.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D71614/new/
https://reviews.llvm.org/D71614
More information about the llvm-commits
mailing list