[PATCH] D71552: [AArch64][SVE2] Add intrinsics for binary narrowing operations
Andrzej Warzynski via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 17 02:23:05 PST 2019
andwar updated this revision to Diff 234247.
andwar added a comment.
- Add missing `ImmArg`
- Add `TImmLeaf`-based equivalents for `vecshiftR8`, `vecshiftR16` and `vecshiftR32`
- Add missing `s` in the tests (that was an accidental typo)
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D71552/new/
https://reviews.llvm.org/D71552
Files:
llvm/include/llvm/IR/IntrinsicsAArch64.td
llvm/lib/Target/AArch64/AArch64InstrFormats.td
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
llvm/lib/Target/AArch64/SVEInstrFormats.td
llvm/test/CodeGen/AArch64/sve2-intrinsics-binary-narrowing-shr.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D71552.234247.patch
Type: text/x-patch
Size: 32569 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191217/47698390/attachment.bin>
More information about the llvm-commits
mailing list