[PATCH] D71324: [PowerPC] Exploit `vrl(b|h|w|d)` to perform vector rotation

qshanz via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 16 18:36:04 PST 2019

Previous message: [PATCH] D70000: [DAGCombine] Initialize the default operation action for SIGN_EXTEND_INREG for vector type as 'expand' instead of 'legal'
Next message: [PATCH] D71324: [PowerPC] Exploit `vrl(b|h|w|d)` to perform vector rotation
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

steven.zhang accepted this revision.
steven.zhang added a comment.
This revision is now accepted and ready to land.

LGTM. But please hold on for some time if other guys have concern.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71324/new/

https://reviews.llvm.org/D71324

Previous message: [PATCH] D70000: [DAGCombine] Initialize the default operation action for SIGN_EXTEND_INREG for vector type as 'expand' instead of 'legal'
Next message: [PATCH] D71324: [PowerPC] Exploit `vrl(b|h|w|d)` to perform vector rotation
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list