[PATCH] D70771: [PowerPC] Replace the PPCISD:: SExtVElems with ISD::SIGN_EXTEND_INREG to leverage the combine rules

qshanz via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 11 02:11:20 PST 2019

Previous message: [llvm] bd0f271 - [ARM][MVE] Add intrinsics for immediate shifts. (reland)
Next message: [llvm] d97cf1f - [ARM][LowOverheadLoops] Remove dead loop update instructions.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

steven.zhang planned changes to this revision.
steven.zhang added a comment.

Hmm, yes, not NFC as the dag combine rule will applied if with generic isd node. I will cook some tests.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70771/new/

https://reviews.llvm.org/D70771

Previous message: [llvm] bd0f271 - [ARM][MVE] Add intrinsics for immediate shifts. (reland)
Next message: [llvm] d97cf1f - [ARM][LowOverheadLoops] Remove dead loop update instructions.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list