[PATCH] D70771: [NFC][PowerPC] Replace the PPCISD:: SExtVElems with ISD::SIGN_EXTEND_INREG to leverage the combine rules

qshanz via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 2 22:03:51 PST 2019

Previous message: [PATCH] D70541: [DWARF][RISCV] Test resolving of RISC-V relocations
Next message: [PATCH] D70000: [DAGCombine] Initialize the default operation action for SIGN_EXTEND_INREG for vector type as 'expand' instead of 'legal'
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

steven.zhang added a comment.

Gentle ping ...


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70771/new/

https://reviews.llvm.org/D70771

Previous message: [PATCH] D70541: [DWARF][RISCV] Test resolving of RISC-V relocations
Next message: [PATCH] D70000: [DAGCombine] Initialize the default operation action for SIGN_EXTEND_INREG for vector type as 'expand' instead of 'legal'
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list