[PATCH] D70795: [AArch64][SVE] Add intrinsics and patterns for logical predicate instructions
Danilo Carvalho Grael via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 29 12:00:23 PST 2019
dancgr updated this revision to Diff 231572.
dancgr added a comment.
- [AArch64][SVE] Remove trailing backslash from test
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D70795/new/
https://reviews.llvm.org/D70795
Files:
llvm/include/llvm/IR/IntrinsicsAArch64.td
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
llvm/lib/Target/AArch64/SVEInstrFormats.td
llvm/test/CodeGen/AArch64/sve-int-log-pred.ll
llvm/test/CodeGen/AArch64/sve-int-log.ll
llvm/test/CodeGen/AArch64/sve-pred-log.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D70795.231572.patch
Type: text/x-patch
Size: 40740 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191129/4566f4fa/attachment.bin>
More information about the llvm-commits
mailing list