[llvm] 5e0a4ed - Adding a test case for read-only data assembly writing for aix
via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 18 14:07:47 PST 2019
Author: diggerlin
Date: 2019-11-18T17:07:13-05:00
New Revision: 5e0a4eddac2477a5792a11bc2beb12749b91eb55
URL: https://github.com/llvm/llvm-project/commit/5e0a4eddac2477a5792a11bc2beb12749b91eb55
DIFF: https://github.com/llvm/llvm-project/commit/5e0a4eddac2477a5792a11bc2beb12749b91eb55.diff
LOG: Adding a test case for read-only data assembly writing for aix
SUMMARY:
Adding a test case for read-only data assembly writing for aix
Reviewers: daltenty,Xiangling_Liao
Subscribers: rupprecht, seiyai,hiraditya
Differential Revision: https://reviews.llvm.org/D70182
Added:
llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
Modified:
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll b/llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
new file mode 100644
index 000000000000..9dcd7e8f9659
--- /dev/null
+++ b/llvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
@@ -0,0 +1,50 @@
+; RUN: llc -verify-machineinstrs -mcpu=pwr7 -mtriple powerpc-ibm-aix-xcoff < %s | FileCheck %s
+; RUN: llc -verify-machineinstrs -mcpu=pwr7 -mtriple powerpc64-ibm-aix-xcoff < %s | FileCheck %s
+
+ at const_ivar = constant i32 35, align 4
+ at const_llvar = constant i64 36, align 8
+ at const_svar = constant i16 37, align 2
+ at const_fvar = constant float 8.000000e+02, align 4
+ at const_dvar = constant double 9.000000e+02, align 8
+ at const_over_aligned = constant double 9.000000e+02, align 32
+ at const_chrarray = constant [4 x i8] c"abcd", align 1
+ at const_dblarr = constant [4 x double] [double 1.000000e+00, double 2.000000e+00, double 3.000000e+00, double 4.000000e+00], align 8
+
+; CHECK: .csect .rodata[RO]
+; CHECK-NEXT: .globl const_ivar
+; CHECK-NEXT: .align 2
+; CHECK-NEXT: const_ivar:
+; CHECK-NEXT: .long 35
+; CHECK-NEXT: .globl const_llvar
+; CHECK-NEXT: .align 3
+; CHECK-NEXT: const_llvar:
+; CHECK-NEXT: .llong 36
+; CHECK-NEXT: .globl const_svar
+; CHECK-NEXT: .align 1
+; CHECK-NEXT: const_svar:
+; CHECK-NEXT: .short 37
+; CHECK-NEXT: .globl const_fvar
+; CHECK-NEXT: .align 2
+; CHECK-NEXT: const_fvar:
+; CHECK-NEXT: .long 1145569280
+; CHECK-NEXT: .globl const_dvar
+; CHECK-NEXT: .align 3
+; CHECK-NEXT: const_dvar:
+; CHECK-NEXT: .llong 4651127699538968576
+; CHECK-NEXT: .globl const_over_aligned
+; CHECK-NEXT: .align 5
+; CHECK-NEXT: const_over_aligned:
+; CHECK-NEXT: .llong 4651127699538968576
+; CHECK-NEXT: .globl const_chrarray
+; CHECK-NEXT: const_chrarray:
+; CHECK-NEXT: .byte 97
+; CHECK-NEXT: .byte 98
+; CHECK-NEXT: .byte 99
+; CHECK-NEXT: .byte 100
+; CHECK-NEXT: .globl const_dblarr
+; CHECK-NEXT: .align 3
+; CHECK-NEXT: const_dblarr:
+; CHECK-NEXT: .llong 4607182418800017408
+; CHECK-NEXT: .llong 4611686018427387904
+; CHECK-NEXT: .llong 4613937818241073152
+; CHECK-NEXT: .llong 4616189618054758400
More information about the llvm-commits
mailing list