[PATCH] D69987: [RISCV] Assemble/Disassemble v-ext instructions.
Hsiangkai Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 8 15:47:31 PST 2019
HsiangKai marked an inline comment as done.
HsiangKai added inline comments.
================
Comment at: llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp:1927
+bool RISCVAsmParser::validateInstruction(MCInst &Inst,
+ OperandVector &Operands) {
----------------
rogfer01 wrote:
> You plan to add tests for the erros diagnosed in this function as well, right?
Yes, I will add more tests for these invalid combinations later.
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D69987/new/
https://reviews.llvm.org/D69987
More information about the llvm-commits
mailing list