[PATCH] D69975: [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (3) (baseline tests)

Joan LLuch via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 8 14:33:52 PST 2019

Previous message: [PATCH] D69975: [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (3) (baseline tests)
Next message: [llvm] 6749dc3 - [InstCombine] Don't transform bitcasts between x86_mmx and v1i64 into insertelement/extractelement
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

joanlluch added a comment.

This is now commited to the github repo
https://github.com/llvm/llvm-project/commit/fe0763d28a572f72007637c7bd097bc19cbb58fc


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69975/new/

https://reviews.llvm.org/D69975

Previous message: [PATCH] D69975: [TargetLowering][DAGCombine][MSP430] Shift Amount Threshold in DAGCombine (3) (baseline tests)
Next message: [llvm] 6749dc3 - [InstCombine] Don't transform bitcasts between x86_mmx and v1i64 into insertelement/extractelement
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list