[PATCH] D69182: [AMDGPU] Fix Vreg_1 PHI lowering in SILowerI1Copies.
Christudasan Devadasan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Oct 21 09:22:12 PDT 2019
cdevadas updated this revision to Diff 225901.
cdevadas added a comment.
Used RPO traversal instead of default MBB traversal + reduced the unit-test.
Repository:
rL LLVM
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D69182/new/
https://reviews.llvm.org/D69182
Files:
lib/Target/AMDGPU/SILowerI1Copies.cpp
test/CodeGen/AMDGPU/divergent-branch-uniform-condition.ll
test/CodeGen/AMDGPU/i1_copy_phi_with_phi_incoming_value.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D69182.225901.patch
Type: text/x-patch
Size: 13212 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191021/7b3fbcaa/attachment.bin>
More information about the llvm-commits
mailing list