[PATCH] D68121: [X86] Model MXCSR for all SSE instructions

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added a comment.

In D68121#1685783 <https://reviews.llvm.org/D68121#1685783>, @pengfei wrote:

> And we don't need to model MXCSR for (V)LDMXCSR/(V)STMXCSR, because they are using hasSideEffects and cannot be replaced due to we only modeling rounding and exception bits in MXCSR.


I'm not talking about removing the hasSideEffects tag (at least not yet), I'm just suggesting that it'd make sense to indicate that MXCSR is written/read by (V)LDMXCSR/(V)STMXCSR


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D68121/new/

https://reviews.llvm.org/D68121