[PATCH] D67333: DAG/GlobalISel: Correct type profile of bitcount ops

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: bogner, aemerson, aditya_nandakumar, paquette.
Herald added subscribers: Petar.Avramovic, fedor.sergeev, tpr, rovka, nhaehnle, wdng, jvesely, jyknight, jholewinski.

The result integer does not need to be the same width as the input.
AMDGPU, NVPTX, and Hexagon all have patterns working around the types
matching. GlobalISel defines these as being different type indexes.


https://reviews.llvm.org/D67333

Files:
  include/llvm/Target/TargetSelectionDAG.td
  lib/Target/AMDGPU/SIInstructions.td
  lib/Target/Hexagon/HexagonPatterns.td
  lib/Target/NVPTX/NVPTXInstrInfo.td
  lib/Target/Sparc/SparcInstr64Bit.td
  lib/Target/Sparc/SparcInstrInfo.td
  lib/Target/SystemZ/SystemZInstrInfo.td
  lib/Target/X86/X86InstrAVX512.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67333.219274.patch
Type: text/x-patch
Size: 9756 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190908/f575da4e/attachment.bin>