[PATCH] D67070: [X86][SSE] Add support for <64 x i1> bool reduction

[Simon Pilgrim via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL371328: [X86][SSE] Add support for <64 x i1> bool reduction (authored by RKSimon, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D67070?vs=218329&id=219258#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67070/new/

https://reviews.llvm.org/D67070

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/vector-reduce-and-bool.ll
  llvm/trunk/test/CodeGen/X86/vector-reduce-or-bool.ll
  llvm/trunk/test/CodeGen/X86/vector-reduce-xor-bool.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67070.219258.patch
Type: text/x-patch
Size: 32960 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190908/52c4c950/attachment.bin>