[PATCH] D67046: [RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook

Luís Marques via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 4 09:05:21 PDT 2019


luismarques updated this revision to Diff 218723.
luismarques edited the summary of this revision.
luismarques added a comment.

Added a test. Updated summary.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67046/new/

https://reviews.llvm.org/D67046

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/RISCVSubtarget.cpp
  llvm/test/CodeGen/RISCV/disjoint.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D67046.218723.patch
Type: text/x-patch
Size: 5541 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190904/d7ec2571/attachment.bin>


More information about the llvm-commits mailing list