[PATCH] D66400: AMDGPU: Remove code address space predicates

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: tstellar, nhaehnle.
Herald added subscribers: jfb, t-tye, tpr, dstuttard, yaxunl, wdng, jvesely, kzhuravl.
arsenm added a parent revision: D66385:  AMDGPU/GlobalISel: Fix load/store of types in other address spaces.

Fixes 8-byte, 8-byte aligned LDS loads. 16-byte case still
broken due to not be reported as legal.


https://reviews.llvm.org/D66400

Files:
  lib/Target/AMDGPU/SIInstrInfo.td
  test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local.mir
  test/CodeGen/AMDGPU/GlobalISel/inst-select-store-local.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D66400.215798.patch
Type: text/x-patch
Size: 17045 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190818/4036fdec/attachment.bin>