[PATCH] D66252: [RISCV] Convert registers from unsigned to Register

Luís Marques via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 14 13:27:48 PDT 2019


luismarques created this revision.
luismarques added reviewers: asb, lenary.
Herald added subscribers: llvm-commits, s.egerton, Jim, benna, psnobl, jocewei, PkmX, rkruppe, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, MaskRay, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, apazos, simoncook, johnrusso, rbar, hiraditya.
Herald added a project: LLVM.

This patch builds upon D65962 <https://reviews.llvm.org/D65962>, further converting the type of register variables from `unsigned` to `Register`. The cases where `unsigned` remains are either in public interfaces that have not yet been converted or an oversight.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D66252

Files:
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp
  llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
  llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
  llvm/lib/Target/RISCV/RISCVFrameLowering.h
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp
  llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D66252.215223.patch
Type: text/x-patch
Size: 22804 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190814/027a0d93/attachment.bin>


More information about the llvm-commits mailing list