[PATCH] D65261: [PowerPC] Fix ICE when truncating to vector with odd-size elements.

Hal Finkel via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 8 04:18:01 PDT 2019

Previous message: [PATCH] D65937: [AArch64] Set pref. func. align to 8 bytes on Neoverse E1 & Cortex-A65
Next message: [PATCH] D65261: [PowerPC] Fix ICE when truncating to vector with odd-size elements.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

hfinkel accepted this revision.
hfinkel added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D65261/new/

https://reviews.llvm.org/D65261

Previous message: [PATCH] D65937: [AArch64] Set pref. func. align to 8 bytes on Neoverse E1 & Cortex-A65
Next message: [PATCH] D65261: [PowerPC] Fix ICE when truncating to vector with odd-size elements.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list