[www-releases] r368037 - Add 8.0.1 LLVM docs
Tom Stellard via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 6 06:51:06 PDT 2019
Added: www-releases/trunk/8.0.1/docs/AMDGPU/AMDGPUAsmGFX10.html
URL: http://llvm.org/viewvc/llvm-project/www-releases/trunk/8.0.1/docs/AMDGPU/AMDGPUAsmGFX10.html?rev=368037&view=auto
==============================================================================
--- www-releases/trunk/8.0.1/docs/AMDGPU/AMDGPUAsmGFX10.html (added)
+++ www-releases/trunk/8.0.1/docs/AMDGPU/AMDGPUAsmGFX10.html Tue Aug 6 06:51:02 2019
@@ -0,0 +1,2156 @@
+
+
+<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
+ "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
+
+<html xmlns="http://www.w3.org/1999/xhtml">
+ <head>
+ <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
+ <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
+ <title>Syntax of GFX10 Instructions — LLVM 9 documentation</title>
+ <link rel="stylesheet" href="../_static/llvm-theme.css" type="text/css" />
+ <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
+ <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
+ <script type="text/javascript" src="../_static/jquery.js"></script>
+ <script type="text/javascript" src="../_static/underscore.js"></script>
+ <script type="text/javascript" src="../_static/doctools.js"></script>
+ <link rel="index" title="Index" href="../genindex.html" />
+ <link rel="search" title="Search" href="../search.html" />
+ <link rel="next" title="attr" href="gfx10_attr.html" />
+ <link rel="prev" title="Type deviation" href="gfx9_type_dev.html" />
+<style type="text/css">
+ table.right { float: right; margin-left: 20px; }
+ table.right td { border: 1px solid #ccc; }
+</style>
+
+ </head><body>
+<div class="logo">
+ <a href="../index.html">
+ <img src="../_static/logo.png"
+ alt="LLVM Logo" width="250" height="88"/></a>
+</div>
+
+ <div class="related" role="navigation" aria-label="related navigation">
+ <h3>Navigation</h3>
+ <ul>
+ <li class="right" style="margin-right: 10px">
+ <a href="../genindex.html" title="General Index"
+ accesskey="I">index</a></li>
+ <li class="right" >
+ <a href="gfx10_attr.html" title="attr"
+ accesskey="N">next</a> |</li>
+ <li class="right" >
+ <a href="gfx9_type_dev.html" title="Type deviation"
+ accesskey="P">previous</a> |</li>
+ <li><a href="http://llvm.org/">LLVM Home</a> | </li>
+ <li><a href="../index.html">Documentation</a>»</li>
+
+ <li class="nav-item nav-item-1"><a href="../AMDGPUUsage.html" accesskey="U">User Guide for AMDGPU Backend</a> »</li>
+ </ul>
+ </div>
+
+
+ <div class="document">
+ <div class="documentwrapper">
+ <div class="body" role="main">
+
+ <div class="section" id="syntax-of-gfx10-instructions">
+<h1>Syntax of GFX10 Instructions<a class="headerlink" href="#syntax-of-gfx10-instructions" title="Permalink to this headline">¶</a></h1>
+<div class="contents local topic" id="contents">
+<ul class="simple">
+<li><a class="reference internal" href="#notation" id="id1">Notation</a></li>
+<li><a class="reference internal" href="#introduction" id="id2">Introduction</a></li>
+<li><a class="reference internal" href="#instructions" id="id3">Instructions</a><ul>
+<li><a class="reference internal" href="#dpp16" id="id4">DPP16</a></li>
+<li><a class="reference internal" href="#dpp8" id="id5">DPP8</a></li>
+<li><a class="reference internal" href="#ds" id="id6">DS</a></li>
+<li><a class="reference internal" href="#exp" id="id7">EXP</a></li>
+<li><a class="reference internal" href="#flat" id="id8">FLAT</a></li>
+<li><a class="reference internal" href="#mimg" id="id9">MIMG</a></li>
+<li><a class="reference internal" href="#mubuf" id="id10">MUBUF</a></li>
+<li><a class="reference internal" href="#sdwa" id="id11">SDWA</a></li>
+<li><a class="reference internal" href="#smem" id="id12">SMEM</a></li>
+<li><a class="reference internal" href="#sop1" id="id13">SOP1</a></li>
+<li><a class="reference internal" href="#sop2" id="id14">SOP2</a></li>
+<li><a class="reference internal" href="#sopc" id="id15">SOPC</a></li>
+<li><a class="reference internal" href="#sopk" id="id16">SOPK</a></li>
+<li><a class="reference internal" href="#sopp" id="id17">SOPP</a></li>
+<li><a class="reference internal" href="#vintrp" id="id18">VINTRP</a></li>
+<li><a class="reference internal" href="#vop1" id="id19">VOP1</a></li>
+<li><a class="reference internal" href="#vop2" id="id20">VOP2</a></li>
+<li><a class="reference internal" href="#vop3" id="id21">VOP3</a></li>
+<li><a class="reference internal" href="#vop3p" id="id22">VOP3P</a></li>
+<li><a class="reference internal" href="#vopc" id="id23">VOPC</a></li>
+</ul>
+</li>
+</ul>
+</div>
+<div class="section" id="notation">
+<h2><a class="toc-backref" href="#id1">Notation</a><a class="headerlink" href="#notation" title="Permalink to this headline">¶</a></h2>
+<p>Notation used in this document is explained <a class="reference internal" href="../AMDGPUInstructionNotation.html#amdgpu-syn-instruction-notation"><span class="std std-ref">here</span></a>.</p>
+</div>
+<div class="section" id="introduction">
+<h2><a class="toc-backref" href="#id2">Introduction</a><a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
+<p>An overview of generic syntax and other features of AMDGPU instructions may be found <a class="reference internal" href="../AMDGPUInstructionSyntax.html#amdgpu-syn-instructions"><span class="std std-ref">in this document</span></a>.</p>
+</div>
+<div class="section" id="instructions">
+<h2><a class="toc-backref" href="#id3">Instructions</a><a class="headerlink" href="#instructions" title="Permalink to this headline">¶</a></h2>
+<div class="section" id="dpp16">
+<h3><a class="toc-backref" href="#id4">DPP16</a><a class="headerlink" href="#dpp16" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST0</strong> <strong>DST1</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_add_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_add_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_add_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_add_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_and_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ashrrev_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_bfrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ceil_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ceil_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cos_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cos_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f16_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f16_i16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f16_u16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte0_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte1_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte2_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte3_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_flr_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_norm_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_norm_u16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_off_f32_i4_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_rpi_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_u16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_cvt_u32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_exp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_exp_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ffbh_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ffbh_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ffbl_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_floor_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_floor_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_fmac_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_fmac_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_fract_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_fract_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_frexp_exp_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_frexp_exp_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_frexp_mant_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_frexp_mant_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_ldexp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">i16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_log_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_log_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_lshlrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_lshrrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mac_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_max_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_max_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_max_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_max_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_min_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_min_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_min_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_min_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mov_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_hi_i32_i24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_hi_u32_u24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_i32_i24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_legacy_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_mul_u32_u24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_not_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_or_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rcp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rcp_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rcp_iflag_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rndne_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rndne_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rsq_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_rsq_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sat_pk_u8_i16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sin_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sin_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sqrt_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sqrt_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sub_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sub_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sub_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_sub_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_subrev_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_subrev_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_subrev_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_subrev_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_trunc_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_trunc_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_xnor_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+v_xor_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp16-ctrl"><span class="std std-ref">dpp16_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-row-mask"><span class="std std-ref">row_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bank-mask"><span class="std std-ref">bank_mask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-bound-ctrl"><span class="std std-ref">bound_ctrl</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi16"><span class="std std-ref">fi</span></a>
+</pre>
+</div>
+<div class="section" id="dpp8">
+<h3><a class="toc-backref" href="#id5">DPP8</a><a class="headerlink" href="#dpp8" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST0</strong> <strong>DST1</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_add_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_add_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_add_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_add_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_and_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ashrrev_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_bfrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ceil_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ceil_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cos_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cos_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f16_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f16_i16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f16_u16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte0_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte1_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte2_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_f32_ubyte3_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_flr_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_norm_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_norm_u16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_off_f32_i4_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_rpi_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_u16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_cvt_u32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_exp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_exp_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ffbh_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ffbh_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ffbl_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_floor_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_floor_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_fmac_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_fmac_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_fract_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_fract_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_frexp_exp_i16_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_frexp_exp_i32_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_frexp_mant_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_frexp_mant_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_ldexp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">i16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_log_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_log_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_lshlrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_lshrrev_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mac_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_max_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_max_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_max_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_max_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_min_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_min_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_min_i32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_min_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mov_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_hi_i32_i24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_hi_u32_u24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_i32_i24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_legacy_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_mul_u32_u24_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_not_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_or_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rcp_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rcp_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rcp_iflag_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rndne_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rndne_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rsq_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_rsq_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sat_pk_u8_i16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sin_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sin_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sqrt_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sqrt_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sub_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sub_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sub_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_sub_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_subrev_co_ci_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_subrev_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_subrev_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_subrev_nc_u32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_trunc_f16_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_trunc_f32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_xnor_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+v_xor_b32_dpp <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dpp8-sel"><span class="std std-ref">dpp8_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-fi8"><span class="std std-ref">fi</span></a>
+</pre>
+</div>
+<div class="section" id="ds">
+<h3><a class="toc-backref" href="#id6">DS</a><a class="headerlink" href="#ds" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+ds_add_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_rtn_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_src2_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_add_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_src2_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_and_src2_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_append <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_bpermute_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a>
+ds_cmpst_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_f64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_rtn_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_cmpst_rtn_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_condxchg32_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_consume <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_dec_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_barrier <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_init <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_sema_br <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_sema_p <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_sema_release_all <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_gws_sema_v <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_inc_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_f64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_i32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_i64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_i64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_f64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_i32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_i64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_max_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_f64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_i32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_i64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_i64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_f32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_f64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_i32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_i64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_min_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_mskor_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_mskor_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_mskor_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_mskor_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_nop
+ds_or_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_or_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_or_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_or_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_or_src2_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_or_src2_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_ordered_count <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_permute_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a>
+ds_read2_b32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read2_b64 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read2st64_b32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read2st64_b64 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_b128 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_b96 <a class="reference internal" href="gfx10_vdst96_0.html#amdgpu-synid10-vdst96-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_i16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_i8 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_i8_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_i8_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u16_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u16_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u8 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u8_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_read_u8_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_rsub_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_rtn_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_rtn_u64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_src2_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_src2_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_u32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_sub_u64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_swizzle_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-sw-offset16"><span class="std std-ref">pattern</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrap_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write2_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write2_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write2st64_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write2st64_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b128 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b16 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b16_d16_hi <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b8 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b8_d16_hi <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_b96 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_src2_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_write_src2_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg2_rtn_b32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg2_rtn_b64 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg2st64_rtn_b32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg2st64_rtn_b64 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata0</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata1</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset8"><span class="std std-ref">offset8</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_wrxchg_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_rtn_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_rtn_b64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_src2_b32 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+ds_xor_src2_b64 <a class="reference internal" href="gfx10_addr_ds.html#amdgpu-synid10-addr-ds"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-ds-offset16"><span class="std std-ref">offset16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-gds"><span class="std std-ref">gds</span></a>
+</pre>
+</div>
+<div class="section" id="exp">
+<h3><a class="toc-backref" href="#id7">EXP</a><a class="headerlink" href="#exp" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>SRC3</strong> <strong>MODIFIERS</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+exp <a class="reference internal" href="gfx10_tgt.html#amdgpu-synid10-tgt"><span class="std std-ref">tgt</span></a>, <a class="reference internal" href="gfx10_src_exp.html#amdgpu-synid10-src-exp"><span class="std std-ref">vsrc0</span></a>, <a class="reference internal" href="gfx10_src_exp.html#amdgpu-synid10-src-exp"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_src_exp.html#amdgpu-synid10-src-exp"><span class="std std-ref">vsrc2</span></a>, <a class="reference internal" href="gfx10_src_exp.html#amdgpu-synid10-src-exp"><span class="std std-ref">vsrc3</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-done"><span class="std std-ref">done</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-compr"><span class="std std-ref">compr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-vm"><span class="std std-ref">vm</span></a>
+</pre>
+</div>
+<div class="section" id="flat">
+<h3><a class="toc-backref" href="#id8">FLAT</a><a class="headerlink" href="#flat" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+flat_atomic_add <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_add_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_and <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_and_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_cmpswap <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_cmpswap_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_dec <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_dec_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fcmpswap <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32x2</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fcmpswap_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64x2</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fmax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fmax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fmin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_fmin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_inc <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_inc_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_or <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_or_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_smax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_smax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_smin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_smin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_sub <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_sub_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_swap <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_swap_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_umax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_umax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_umin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_umin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_xor <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_atomic_xor_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+flat_load_dword <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_dwordx2 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_dwordx3 <a class="reference internal" href="gfx10_vdst96_0.html#amdgpu-synid10-vdst96-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_dwordx4 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_sbyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_sbyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_sbyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_short_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_short_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_sshort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_ubyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_ubyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_ubyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_load_ushort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_byte <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_byte_d16_hi <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_dword <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_dwordx2 <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_dwordx3 <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_dwordx4 <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_short <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+flat_store_short_d16_hi <a class="reference internal" href="gfx10_addr_flat.html#amdgpu-synid10-addr-flat"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset11"><span class="std std-ref">offset11</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+global_atomic_add <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_add_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_and <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_and_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_cmpswap <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_cmpswap_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_dec <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_dec_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_fmax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_fmax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_fmin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_fmin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">f64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_inc <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_inc_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_or <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_or_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_smax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_smax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_smin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_smin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_sub <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_sub_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_swap <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_swap_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_umax <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_umax_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_umin <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_umin_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_xor <a class="reference internal" href="gfx10_dst_flat_atomic32.html#amdgpu-synid10-dst-flat-atomic32"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_atomic_xor_x2 <a class="reference internal" href="gfx10_dst_flat_atomic64.html#amdgpu-synid10-dst-flat-atomic64"><span class="std std-ref">vdst</span></a>:<a class="reference internal" href="gfx10_opt.html#amdgpu-synid10-opt"><span class="std std-ref">opt</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_dword <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_dwordx2 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_dwordx3 <a class="reference internal" href="gfx10_vdst96_0.html#amdgpu-synid10-vdst96-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_dwordx4 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_sbyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_sbyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_sbyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_short_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_short_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_sshort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_ubyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_ubyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_ubyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_load_ushort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_byte <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_byte_d16_hi <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_dword <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_dwordx2 <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_dwordx3 <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_dwordx4 <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_short <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+global_store_short_d16_hi <a class="reference internal" href="gfx10_vaddr_flat_global.html#amdgpu-synid10-vaddr-flat-global"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_global.html#amdgpu-synid10-saddr-flat-global"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+scratch_load_dword <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_dwordx2 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_dwordx3 <a class="reference internal" href="gfx10_vdst96_0.html#amdgpu-synid10-vdst96-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_dwordx4 <a class="reference internal" href="gfx10_vdst128_0.html#amdgpu-synid10-vdst128-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_sbyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_sbyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_sbyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_short_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_short_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_sshort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_ubyte <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_ubyte_d16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_ubyte_d16_hi <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_load_ushort <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_byte <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_byte_d16_hi <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_dword <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_dwordx2 <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_dwordx3 <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_dwordx4 <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_short <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+scratch_store_short_d16_hi <a class="reference internal" href="gfx10_vaddr_flat_scratch.html#amdgpu-synid10-vaddr-flat-scratch"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_saddr_flat_scratch.html#amdgpu-synid10-saddr-flat-scratch"><span class="std std-ref">saddr</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-flat-offset12s"><span class="std std-ref">offset12s</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+</pre>
+</div>
+<div class="section" id="mimg">
+<h3><a class="toc-backref" href="#id9">MIMG</a><a class="headerlink" href="#mimg" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+image_atomic_add <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_and <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_cmpswap <a class="reference internal" href="gfx10_data_mimg_atomic_cmp.html#amdgpu-synid10-data-mimg-atomic-cmp"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_dec <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_inc <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_or <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_smax <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_smin <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_sub <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_swap <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_umax <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_umin <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_atomic_xor <a class="reference internal" href="gfx10_data_mimg_atomic_reg.html#amdgpu-synid10-data-mimg-atomic-reg"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_gather4 <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_b <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_b_cl <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_b_cl_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_b_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_b <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_b_cl <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_b_cl_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_b_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_cl <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_cl_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_l <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_l_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_lz <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_lz_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_c_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_cl <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_cl_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_l <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_l_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_lz <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_lz_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_gather4_o <a class="reference internal" href="gfx10_dst_mimg_gather4.html#amdgpu-synid10-dst-mimg-gather4"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_get_lod <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_get_resinfo <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_load <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_load_mip <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_load_mip_pck <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_load_mip_pck_sgn <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_load_pck <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_load_pck_sgn <a class="reference internal" href="gfx10_dst_mimg_regular.html#amdgpu-synid10-dst-mimg-regular"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_sample <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_b <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_b_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_b_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_b_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_b <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_b_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_b_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_b_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cd <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cd_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cd_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cd_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_d <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_d_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_d_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_d_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_l <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_l_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_lz <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_lz_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_c_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cd <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cd_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cd_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cd_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_d <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_d_cl <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_d_cl_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_d_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_l <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_l_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_lz <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_lz_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_sample_o <a class="reference internal" href="gfx10_dst_mimg_regular_d16.html#amdgpu-synid10-dst-mimg-regular-d16"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_samp_mimg.html#amdgpu-synid10-samp-mimg"><span class="std std-ref">ssamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_store <a class="reference internal" href="gfx10_data_mimg_store_d16.html#amdgpu-synid10-data-mimg-store-d16"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_store_mip <a class="reference internal" href="gfx10_data_mimg_store_d16.html#amdgpu-synid10-data-mimg-store-d16"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-d16"><span class="std std-ref">d16</span></a>
+image_store_mip_pck <a class="reference internal" href="gfx10_data_mimg_store.html#amdgpu-synid10-data-mimg-store"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+image_store_pck <a class="reference internal" href="gfx10_data_mimg_store.html#amdgpu-synid10-data-mimg-store"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_mimg.html#amdgpu-synid10-addr-mimg"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_mimg.html#amdgpu-synid10-rsrc-mimg"><span class="std std-ref">srsrc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dmask"><span class="std std-ref">dmask</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dim"><span class="std std-ref">dim</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-unorm"><span class="std std-ref">unorm</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lwe"><span class="std std-ref">lwe</span></a>
+</pre>
+</div>
+<div class="section" id="mubuf">
+<h3><a class="toc-backref" href="#id10">MUBUF</a><a class="headerlink" href="#mubuf" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>SRC3</strong> <strong>MODIFIERS</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+buffer_atomic_add <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_add_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_and <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_and_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_cmpswap <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_cmpswap_x2 <a class="reference internal" href="gfx10_data_buf_atomic128.html#amdgpu-synid10-data-buf-atomic128"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_dec <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_dec_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_inc <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_inc_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_or <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_or_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_smax <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_smax_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_smin <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_smin_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_sub <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_sub_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_swap <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_swap_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_umax <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_umax_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_umin <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_umin_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_xor <a class="reference internal" href="gfx10_data_buf_atomic32.html#amdgpu-synid10-data-buf-atomic32"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_atomic_xor_x2 <a class="reference internal" href="gfx10_data_buf_atomic64.html#amdgpu-synid10-data-buf-atomic64"><span class="std std-ref">vdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_gl0_inv
+buffer_gl1_inv
+buffer_load_dword <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_dwordx2 <a class="reference internal" href="gfx10_dst_buf_64.html#amdgpu-synid10-dst-buf-64"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_dwordx3 <a class="reference internal" href="gfx10_dst_buf_96.html#amdgpu-synid10-dst-buf-96"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_dwordx4 <a class="reference internal" href="gfx10_dst_buf_128.html#amdgpu-synid10-dst-buf-128"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_d16_x <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_d16_xy <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_d16_xyz <a class="reference internal" href="gfx10_dst_buf_64.html#amdgpu-synid10-dst-buf-64"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_d16_xyzw <a class="reference internal" href="gfx10_dst_buf_64.html#amdgpu-synid10-dst-buf-64"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_x <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_xy <a class="reference internal" href="gfx10_dst_buf_64.html#amdgpu-synid10-dst-buf-64"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_xyz <a class="reference internal" href="gfx10_dst_buf_96.html#amdgpu-synid10-dst-buf-96"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_format_xyzw <a class="reference internal" href="gfx10_dst_buf_128.html#amdgpu-synid10-dst-buf-128"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_sbyte <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_sbyte_d16 <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_sbyte_d16_hi <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_short_d16 <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_short_d16_hi <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_sshort <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_ubyte <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_ubyte_d16 <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_ubyte_d16_hi <a class="reference internal" href="gfx10_dst_buf_32.html#amdgpu-synid10-dst-buf-32"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_load_ushort <a class="reference internal" href="gfx10_dst_buf_lds.html#amdgpu-synid10-dst-buf-lds"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-lds"><span class="std std-ref">lds</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+buffer_store_byte <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_byte_d16_hi <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_dword <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_dwordx2 <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_dwordx3 <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_dwordx4 <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_d16_x <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_d16_xy <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_d16_xyz <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_d16_xyzw <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_x <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_xy <a class="reference internal" href="gfx10_vdata64_0.html#amdgpu-synid10-vdata64-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_xyz <a class="reference internal" href="gfx10_vdata96_0.html#amdgpu-synid10-vdata96-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_format_xyzw <a class="reference internal" href="gfx10_vdata128_0.html#amdgpu-synid10-vdata128-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_short <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+buffer_store_short_d16_hi <a class="reference internal" href="gfx10_vdata32_0.html#amdgpu-synid10-vdata32-0"><span class="std std-ref">vdata</span></a>, <a class="reference internal" href="gfx10_addr_buf.html#amdgpu-synid10-addr-buf"><span class="std std-ref">vaddr</span></a>, <a class="reference internal" href="gfx10_rsrc_buf.html#amdgpu-synid10-rsrc-buf"><span class="std std-ref">srsrc</span></a>, <a class="reference internal" href="gfx10_offset_buf.html#amdgpu-synid10-offset-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-idxen"><span class="std std-ref">idxen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-offen"><span class="std std-ref">offen</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-buf-offset12"><span class="std std-ref">offset12</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-slc"><span class="std std-ref">slc</span></a>
+</pre>
+</div>
+<div class="section" id="sdwa">
+<h3><a class="toc-backref" href="#id11">SDWA</a><a class="headerlink" href="#sdwa" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST0</strong> <strong>DST1</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_add_co_ci_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_add_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_add_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_add_nc_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_and_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_ashrrev_i32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_bfrev_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ceil_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ceil_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cmp_class_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_class_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_eq_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_f_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_f_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_f_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_f_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ge_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_gt_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_le_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lg_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lg_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_lt_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ne_i16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ne_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ne_u16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ne_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_neq_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_neq_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nge_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nge_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ngt_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_ngt_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nle_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nle_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nlg_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nlg_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nlt_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_nlt_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_o_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_o_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_t_i32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_t_u32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_tru_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_tru_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_u_f16_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmp_u_f32_sdwa <a class="reference internal" href="gfx10_wsdst.html#amdgpu-synid10-wsdst"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_class_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_class_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_eq_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_f_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_f_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_f_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_f_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ge_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_gt_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_le_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lg_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lg_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_lt_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ne_i16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ne_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ne_u16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ne_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_neq_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_neq_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nge_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nge_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ngt_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_ngt_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nle_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nle_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nlg_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nlg_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nlt_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_nlt_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_o_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_o_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_t_i32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_t_u32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_tru_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_tru_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_u_f16_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cmpx_u_f32_sdwa <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_cos_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cos_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f16_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f16_i16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f16_u16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_i32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_ubyte0_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_ubyte1_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_ubyte2_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_f32_ubyte3_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_flr_i32_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_i16_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_i32_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_norm_i16_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_norm_u16_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_off_f32_i4_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_rpi_i32_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_u16_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_cvt_u32_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_exp_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_exp_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ffbh_i32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ffbh_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ffbl_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_floor_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_floor_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_fract_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_fract_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_frexp_exp_i16_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_frexp_exp_i32_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_frexp_mant_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_frexp_mant_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_ldexp_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">i16</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_log_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_log_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_lshlrev_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_lshrrev_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_max_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_max_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_max_i32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_max_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_min_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_min_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_min_i32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_min_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mov_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_mul_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_hi_i32_i24_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_hi_u32_u24_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_i32_i24_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_legacy_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_mul_u32_u24_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_not_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_or_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_rcp_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rcp_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rcp_iflag_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rndne_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rndne_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rsq_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_rsq_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sat_pk_u8_i16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sin_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sin_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sqrt_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sqrt_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_sub_co_ci_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_sub_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_sub_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_sub_nc_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_subrev_co_ci_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_subrev_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_subrev_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_subrev_nc_u32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_trunc_f16_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_trunc_f32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src</span></a>:<a class="reference internal" href="gfx10_mod_dpp_sdwa_abs_neg.html#amdgpu-synid10-mod-dpp-sdwa-abs-neg"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-clamp"><span class="std std-ref">clamp</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-omod"><span class="std std-ref">omod</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a>
+v_xnor_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+v_xor_b32_sdwa <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a>, <a class="reference internal" href="gfx10_src32_0.html#amdgpu-synid10-src32-0"><span class="std std-ref">src1</span></a>:<a class="reference internal" href="gfx10_mod_sdwa_sext.html#amdgpu-synid10-mod-sdwa-sext"><span class="std std-ref">m</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-sel"><span class="std std-ref">dst_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dst-unused"><span class="std std-ref">dst_unused</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src0-sel"><span class="std std-ref">src0_sel</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-src1-sel"><span class="std std-ref">src1_sel</span></a>
+</pre>
+</div>
+<div class="section" id="smem">
+<h3><a class="toc-backref" href="#id12">SMEM</a><a class="headerlink" href="#smem" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+s_atc_probe <a class="reference internal" href="gfx10_perm_smem.html#amdgpu-synid10-perm-smem"><span class="std std-ref">imm3</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a>
+s_atc_probe_buffer <a class="reference internal" href="gfx10_perm_smem.html#amdgpu-synid10-perm-smem"><span class="std std-ref">imm3</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a>
+s_atomic_add <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_add_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_and <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_and_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_cmpswap <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_cmpswap_x2 <a class="reference internal" href="gfx10_data_smem_atomic128.html#amdgpu-synid10-data-smem-atomic128"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_dec <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_dec_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_inc <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_inc_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_or <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_or_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_smax <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_smax_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_smin <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_smin_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_sub <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_sub_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_swap <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_swap_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_umax <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_umax_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_umin <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_umin_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_xor <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_atomic_xor_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_add <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_add_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_and <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_and_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_cmpswap <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32x2</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_cmpswap_x2 <a class="reference internal" href="gfx10_data_smem_atomic128.html#amdgpu-synid10-data-smem-atomic128"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b64x2</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_dec <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_dec_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_inc <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_inc_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_or <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_or_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_smax <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_smax_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_smin <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_smin_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">s64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_sub <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_sub_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_swap <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_swap_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_umax <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_umax_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_umin <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_umin_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u64</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_xor <a class="reference internal" href="gfx10_data_smem_atomic32.html#amdgpu-synid10-data-smem-atomic32"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_atomic_xor_x2 <a class="reference internal" href="gfx10_data_smem_atomic64.html#amdgpu-synid10-data-smem-atomic64"><span class="std std-ref">sdata</span></a>:<a class="reference internal" href="gfx10_ret.html#amdgpu-synid10-ret"><span class="std std-ref">dst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_load_dword <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_buffer_load_dwordx16 <a class="reference internal" href="gfx10_sdst512_0.html#amdgpu-synid10-sdst512-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_buffer_load_dwordx2 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_buffer_load_dwordx4 <a class="reference internal" href="gfx10_sdst128_0.html#amdgpu-synid10-sdst128-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_buffer_load_dwordx8 <a class="reference internal" href="gfx10_sdst256_0.html#amdgpu-synid10-sdst256-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_buffer_store_dword <a class="reference internal" href="gfx10_sdata32_0.html#amdgpu-synid10-sdata32-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_store_dwordx2 <a class="reference internal" href="gfx10_sdata64_0.html#amdgpu-synid10-sdata64-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_buffer_store_dwordx4 <a class="reference internal" href="gfx10_sdata128_0.html#amdgpu-synid10-sdata128-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_buf.html#amdgpu-synid10-base-smem-buf"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_buf.html#amdgpu-synid10-offset-smem-buf"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_dcache_discard <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a>
+s_dcache_discard_x2 <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a>
+s_dcache_inv
+s_dcache_wb
+s_get_waveid_in_workgroup <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>
+s_gl1_inv
+s_load_dword <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_load_dwordx16 <a class="reference internal" href="gfx10_sdst512_0.html#amdgpu-synid10-sdst512-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_load_dwordx2 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_load_dwordx4 <a class="reference internal" href="gfx10_sdst128_0.html#amdgpu-synid10-sdst128-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_load_dwordx8 <a class="reference internal" href="gfx10_sdst256_0.html#amdgpu-synid10-sdst256-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_memrealtime <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>
+s_memtime <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>
+s_scratch_load_dword <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_scratch_load_dwordx2 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_scratch_load_dwordx4 <a class="reference internal" href="gfx10_sdst128_0.html#amdgpu-synid10-sdst128-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-dlc"><span class="std std-ref">dlc</span></a>
+s_scratch_store_dword <a class="reference internal" href="gfx10_sdata32_0.html#amdgpu-synid10-sdata32-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_scratch_store_dwordx2 <a class="reference internal" href="gfx10_sdata64_0.html#amdgpu-synid10-sdata64-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_scratch_store_dwordx4 <a class="reference internal" href="gfx10_sdata128_0.html#amdgpu-synid10-sdata128-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_scratch.html#amdgpu-synid10-base-smem-scratch"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_store_dword <a class="reference internal" href="gfx10_sdata32_0.html#amdgpu-synid10-sdata32-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_store_dwordx2 <a class="reference internal" href="gfx10_sdata64_0.html#amdgpu-synid10-sdata64-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+s_store_dwordx4 <a class="reference internal" href="gfx10_sdata128_0.html#amdgpu-synid10-sdata128-0"><span class="std std-ref">sdata</span></a>, <a class="reference internal" href="gfx10_base_smem_addr.html#amdgpu-synid10-base-smem-addr"><span class="std std-ref">sbase</span></a>, <a class="reference internal" href="gfx10_offset_smem_plain.html#amdgpu-synid10-offset-smem-plain"><span class="std std-ref">soffset</span></a> <a class="reference internal" href="../AMDGPUModifierSyntax.html#amdgpu-synid-glc"><span class="std std-ref">glc</span></a>
+</pre>
+</div>
+<div class="section" id="sop1">
+<h3><a class="toc-backref" href="#id13">SOP1</a><a class="headerlink" href="#sop1" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+s_abs_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_and_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_and_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_andn1_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_andn1_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_andn1_wrexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_andn1_wrexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_andn2_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_andn2_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_andn2_wrexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_andn2_wrexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_bcnt0_i32_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_bcnt0_i32_b64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_bcnt1_i32_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_bcnt1_i32_b64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_bitreplicate_b64_b32 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_bitset0_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_bitset0_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+s_bitset1_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_bitset1_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+s_brev_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_brev_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_cmov_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_cmov_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_ff0_i32_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_ff0_i32_b64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_ff1_i32_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_ff1_i32_b64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_flbit_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_flbit_i32_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_flbit_i32_b64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_flbit_i32_i64 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_getpc_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>
+s_mov_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_mov_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_movreld_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_movreld_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_movrels_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_1.html#amdgpu-synid10-ssrc32-1"><span class="std std-ref">ssrc</span></a>
+s_movrels_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_1.html#amdgpu-synid10-ssrc64-1"><span class="std std-ref">ssrc</span></a>
+s_movrelsd_2_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_1.html#amdgpu-synid10-ssrc32-1"><span class="std std-ref">ssrc</span></a>
+s_nand_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_nand_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_nor_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_nor_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_not_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_not_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_or_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_or_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_orn1_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_orn1_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_orn2_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_orn2_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_quadmask_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_quadmask_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_rfe_b64 <a class="reference internal" href="gfx10_ssrc64_1.html#amdgpu-synid10-ssrc64-1"><span class="std std-ref">ssrc</span></a>
+s_setpc_b64 <a class="reference internal" href="gfx10_ssrc64_1.html#amdgpu-synid10-ssrc64-1"><span class="std std-ref">ssrc</span></a>
+s_sext_i32_i16 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_sext_i32_i8 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_swappc_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_1.html#amdgpu-synid10-ssrc64-1"><span class="std std-ref">ssrc</span></a>
+s_wqm_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_wqm_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_xnor_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_xnor_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+s_xor_saveexec_b32 <a class="reference internal" href="gfx10_sdst32_0.html#amdgpu-synid10-sdst32-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc</span></a>
+s_xor_saveexec_b64 <a class="reference internal" href="gfx10_sdst64_0.html#amdgpu-synid10-sdst64-0"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc</span></a>
+</pre>
+</div>
+<div class="section" id="sop2">
+<h3><a class="toc-backref" href="#id14">SOP2</a><a class="headerlink" href="#sop2" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+s_absdiff_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_add_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_add_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_addc_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_and_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_and_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_andn2_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_andn2_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_ashr_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_ashr_i64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_bfe_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_bfe_i64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_bfe_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_bfe_u64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_bfm_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_bfm_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+s_cselect_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cselect_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_lshl1_add_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_lshl2_add_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_lshl3_add_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_lshl4_add_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_lshl_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_lshl_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_lshr_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_lshr_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_max_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_max_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_min_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_min_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_mul_hi_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_mul_hi_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_mul_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_nand_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_nand_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_nor_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_nor_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_or_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_or_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_orn2_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_orn2_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_pack_hh_b32_b16 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b16x2</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b16x2</span></a>
+s_pack_lh_b32_b16 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b16x2</span></a>
+s_pack_ll_b32_b16 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_sub_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_sub_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_subb_u32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_xnor_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_xnor_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_xor_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_xor_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+</pre>
+</div>
+<div class="section" id="sopc">
+<h3><a class="toc-backref" href="#id15">SOPC</a><a class="headerlink" href="#sopc" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>SRC0</strong> <strong>SRC1</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+s_bitcmp0_b32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_bitcmp0_b64 <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_bitcmp1_b32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_bitcmp1_b64 <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>
+s_cmp_eq_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_eq_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_eq_u64 <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_ge_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_ge_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_gt_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_gt_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_le_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_le_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_lg_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_lg_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_lg_u64 <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc64_0.html#amdgpu-synid10-ssrc64-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_lt_i32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+s_cmp_lt_u32 <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc0</span></a>, <a class="reference internal" href="gfx10_ssrc32_0.html#amdgpu-synid10-ssrc32-0"><span class="std std-ref">ssrc1</span></a>
+</pre>
+</div>
+<div class="section" id="sopk">
+<h3><a class="toc-backref" href="#id16">SOPK</a><a class="headerlink" href="#sopk" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+s_addk_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_call_b64 <a class="reference internal" href="gfx10_sdst64_1.html#amdgpu-synid10-sdst64-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cmovk_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_eq_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_eq_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_ge_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_ge_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_gt_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_gt_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_le_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_le_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_lg_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_lg_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_lt_i32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_cmpk_lt_u32 <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_uimm16.html#amdgpu-synid10-uimm16"><span class="std std-ref">imm16</span></a>
+s_getreg_b32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_hwreg.html#amdgpu-synid10-hwreg"><span class="std std-ref">hwreg</span></a>
+s_movk_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_mulk_i32 <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_simm16.html#amdgpu-synid10-simm16"><span class="std std-ref">imm16</span></a>
+s_setreg_b32 <a class="reference internal" href="gfx10_hwreg.html#amdgpu-synid10-hwreg"><span class="std std-ref">hwreg</span></a>, <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>
+s_setreg_imm32_b32 <a class="reference internal" href="gfx10_hwreg.html#amdgpu-synid10-hwreg"><span class="std std-ref">hwreg</span></a>, <a class="reference internal" href="gfx10_bimm32.html#amdgpu-synid10-bimm32"><span class="std std-ref">imm32</span></a>
+s_subvector_loop_begin <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_subvector_loop_end <a class="reference internal" href="gfx10_sdst32_1.html#amdgpu-synid10-sdst32-1"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_version <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_waitcnt_expcnt <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_waitcnt_lgkmcnt <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_waitcnt_vmcnt <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_waitcnt_vscnt <a class="reference internal" href="gfx10_ssrc32_2.html#amdgpu-synid10-ssrc32-2"><span class="std std-ref">ssrc</span></a>, <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+</pre>
+</div>
+<div class="section" id="sopp">
+<h3><a class="toc-backref" href="#id17">SOPP</a><a class="headerlink" href="#sopp" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>SRC</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââ
+s_barrier
+s_branch <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_cdbgsys <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_cdbgsys_and_user <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_cdbgsys_or_user <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_cdbguser <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_execnz <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_execz <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_scc0 <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_scc1 <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_vccnz <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_cbranch_vccz <a class="reference internal" href="gfx10_label.html#amdgpu-synid10-label"><span class="std std-ref">label</span></a>
+s_clause <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_code_end
+s_decperflevel <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_denorm_mode <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_endpgm
+s_endpgm_ordered_ps_done
+s_endpgm_saved
+s_icache_inv
+s_incperflevel <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_inst_prefetch <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_nop <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_round_mode <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_sendmsg <a class="reference internal" href="gfx10_msg.html#amdgpu-synid10-msg"><span class="std std-ref">msg</span></a>
+s_sendmsghalt <a class="reference internal" href="gfx10_msg.html#amdgpu-synid10-msg"><span class="std std-ref">msg</span></a>
+s_sethalt <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_setkill <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_setprio <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_sleep <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_trap <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_ttracedata
+s_ttracedata_imm <a class="reference internal" href="gfx10_bimm16.html#amdgpu-synid10-bimm16"><span class="std std-ref">imm16</span></a>
+s_waitcnt <a class="reference internal" href="gfx10_waitcnt.html#amdgpu-synid10-waitcnt"><span class="std std-ref">waitcnt</span></a>
+s_wakeup
+</pre>
+</div>
+<div class="section" id="vintrp">
+<h3><a class="toc-backref" href="#id18">VINTRP</a><a class="headerlink" href="#vintrp" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC0</strong> <strong>SRC1</strong>
+âââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_interp_mov_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_param.html#amdgpu-synid10-param"><span class="std std-ref">param</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>, <a class="reference internal" href="gfx10_attr.html#amdgpu-synid10-attr"><span class="std std-ref">attr</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+v_interp_p1_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>, <a class="reference internal" href="gfx10_attr.html#amdgpu-synid10-attr"><span class="std std-ref">attr</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+v_interp_p2_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>, <a class="reference internal" href="gfx10_attr.html#amdgpu-synid10-attr"><span class="std std-ref">attr</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">b32</span></a>
+</pre>
+</div>
+<div class="section" id="vop1">
+<h3><a class="toc-backref" href="#id19">VOP1</a><a class="headerlink" href="#vop1" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST</strong> <strong>SRC</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_bfrev_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ceil_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ceil_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ceil_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_clrexcp
+v_cos_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cos_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f16_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f16_i16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f16_u16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_f64 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_cvt_f32_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_ubyte0 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_ubyte1 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_ubyte2 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f32_ubyte3 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f64_f32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f64_i32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_f64_u32 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_flr_i32_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_i16_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_i32_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_i32_f64 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_cvt_norm_i16_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_norm_u16_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_off_f32_i4 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_rpi_i32_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_u16_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_u32_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_cvt_u32_f64 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_exp_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_exp_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ffbh_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ffbh_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_ffbl_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_floor_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_floor_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_floor_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_fract_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_fract_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_fract_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_frexp_exp_i16_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_frexp_exp_i32_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_frexp_exp_i32_f64 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_frexp_mant_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_frexp_mant_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_frexp_mant_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_log_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_log_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_mov_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_movreld_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_movrels_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>
+v_movrelsd_2_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>
+v_movrelsd_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>
+v_nop
+v_not_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_pipeflush
+v_rcp_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rcp_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rcp_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_rcp_iflag_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_readfirstlane_b32 <a class="reference internal" href="gfx10_sdst32_2.html#amdgpu-synid10-sdst32-2"><span class="std std-ref">sdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_1.html#amdgpu-synid10-vsrc32-1"><span class="std std-ref">vsrc</span></a>
+v_rndne_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rndne_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rndne_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_rsq_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rsq_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_rsq_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_sat_pk_u8_i16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_sin_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_sin_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_sqrt_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_sqrt_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_sqrt_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+v_swap_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>
+v_swaprel_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc</span></a>
+v_trunc_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_trunc_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src</span></a>
+v_trunc_f64 <a class="reference internal" href="gfx10_vdst64_0.html#amdgpu-synid10-vdst64-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src64_0.html#amdgpu-synid10-src64-0"><span class="std std-ref">src</span></a>
+</pre>
+</div>
+<div class="section" id="vop2">
+<h3><a class="toc-backref" href="#id20">VOP2</a><a class="headerlink" href="#vop2" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST0</strong> <strong>DST1</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong>
+ââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââââ
+v_add_co_ci_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>
+v_add_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_add_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_add_nc_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_and_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_ashrrev_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_cndmask_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>
+v_cvt_pkrtz_f16_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_fmaak_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_fimm16.html#amdgpu-synid10-fimm16"><span class="std std-ref">imm32</span></a>
+v_fmaak_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_fimm32.html#amdgpu-synid10-fimm32"><span class="std std-ref">imm32</span></a>
+v_fmac_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_fmac_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_fmamk_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_fimm16.html#amdgpu-synid10-fimm16"><span class="std std-ref">imm32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc2</span></a>
+v_fmamk_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_fimm32.html#amdgpu-synid10-fimm32"><span class="std std-ref">imm32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc2</span></a>
+v_ldexp_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">i16</span></a>
+v_lshlrev_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_lshrrev_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>:<a class="reference internal" href="gfx10_type_dev.html#amdgpu-synid10-type-dev"><span class="std std-ref">u32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mac_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mac_legacy_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_madak_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_fimm32.html#amdgpu-synid10-fimm32"><span class="std std-ref">imm32</span></a>
+v_madmk_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_fimm32.html#amdgpu-synid10-fimm32"><span class="std std-ref">imm32</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc2</span></a>
+v_max_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_max_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_max_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_max_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_min_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_min_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_min_i32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_min_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_hi_i32_i24 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_hi_u32_u24 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_i32_i24 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_legacy_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_mul_u32_u24 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_or_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_pk_fmac_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_sub_co_ci_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>
+v_sub_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_sub_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_sub_nc_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_subrev_co_ci_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>, <a class="reference internal" href="gfx10_vcc_32.html#amdgpu-synid10-vcc-32"><span class="std std-ref">vcc</span></a>
+v_subrev_f16 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_subrev_f32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_subrev_nc_u32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_2.html#amdgpu-synid10-src32-2"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_xnor_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+v_xor_b32 <a class="reference internal" href="gfx10_vdst32_0.html#amdgpu-synid10-vdst32-0"><span class="std std-ref">vdst</span></a>, <a class="reference internal" href="gfx10_src32_1.html#amdgpu-synid10-src32-1"><span class="std std-ref">src0</span></a>, <a class="reference internal" href="gfx10_vsrc32_0.html#amdgpu-synid10-vsrc32-0"><span class="std std-ref">vsrc1</span></a>
+</pre>
+</div>
+<div class="section" id="vop3">
+<h3><a class="toc-backref" href="#id21">VOP3</a><a class="headerlink" href="#vop3" title="Permalink to this headline">¶</a></h3>
+<pre class="literal-block">
+<strong>INSTRUCTION</strong> <strong>DST0</strong> <strong>DST1</strong> <strong>SRC0</strong> <strong>SRC1</strong> <strong>SRC2</strong> <strong>MODIFIERS</strong>
[... 690 lines stripped ...]
More information about the llvm-commits
mailing list