[PATCH] D65173: [AArch64][GlobalISel] Fold G_MUL into XRO load addressing mode when possible

[Jessica Paquette via Phabricator via llvm-commits]

paquette created this revision.
paquette added a reviewer: aemerson.
Herald added subscribers: Petar.Avramovic, hiraditya, kristof.beyls, javed.absar, rovka.
Herald added a project: LLVM.

If we have a G_MUL, and either the LHS or the RHS of that mul is the legal shift value for a load addressing mode, we can fold it into the load.

This gives some code size savings on some SPEC tests. The best are around 2% on 300.twolf and 3% on 254.gap.


https://reviews.llvm.org/D65173

Files:
  llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D65173.211384.patch
Type: text/x-patch
Size: 9720 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190723/924139bb/attachment.bin>