[PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 19 14:38:09 PDT 2019

Previous message: [PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples
Next message: [PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm accepted this revision.
arsenm added a comment.
This revision is now accepted and ready to land.

LGTM


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D65007/new/

https://reviews.llvm.org/D65007

Previous message: [PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples
Next message: [PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list