[PATCH] D65021: TableGen: Add MinAlignment predicate

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: dsanders, aemerson.
Herald added subscribers: tpr, nhaehnle, wdng, jvesely.

AMDGPU uses some custom code predicates for testing alignments.

      

I'm still having trouble comprehending the behavior of predicate bits
in the PatFrag hierarchy. Any attempt to abstract these properties
unexpectdly fails to apply them.


https://reviews.llvm.org/D65021

Files:
  include/llvm/CodeGen/GlobalISel/InstructionSelector.h
  include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h
  include/llvm/Target/TargetSelectionDAG.td
  lib/Target/AMDGPU/AMDGPUInstructions.td
  lib/Target/AMDGPU/SIInstrInfo.td
  test/TableGen/address-space-patfrags.td
  utils/TableGen/CodeGenDAGPatterns.cpp
  utils/TableGen/CodeGenDAGPatterns.h
  utils/TableGen/GlobalISelEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D65021.210909.patch
Type: text/x-patch
Size: 17993 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190719/e56e38ed/attachment.bin>