[PATCH] D64944: [GlobalISel][AArch64] Add support for base register + offset register loads

[Jessica Paquette via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL366503: [GlobalISel][AArch64] Add support for base register + offset register loads (authored by paquette, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D64944?vs=210656&id=210683#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D64944/new/

https://reviews.llvm.org/D64944

Files:
  llvm/trunk/lib/Target/AArch64/AArch64InstructionSelector.cpp
  llvm/trunk/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D64944.210683.patch
Type: text/x-patch
Size: 8190 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190718/60f55692/attachment.bin>