[PATCH] D63924: [AMDGPU] Created a sub-register class for the return address operand in the return instruction.

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 8 09:49:44 PDT 2019

Previous message: [PATCH] D64354: [AArch64][GlobalISel] Optimize conditional branches followed by unconditional branches
Next message: [PATCH] D63924: [AMDGPU] Created a sub-register class for the return address operand in the return instruction.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm accepted this revision.
arsenm added a comment.
This revision is now accepted and ready to land.

LGTM


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D63924/new/

https://reviews.llvm.org/D63924

Previous message: [PATCH] D64354: [AArch64][GlobalISel] Optimize conditional branches followed by unconditional branches
Next message: [PATCH] D63924: [AMDGPU] Created a sub-register class for the return address operand in the return instruction.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list